The delay problem of a deadbeat current controller for solar invcrters is investigated. By applying the z-transformation technique, it is found that system stability is degraded because of the delay of one-sampling-period due to the nonzero computational time of the microprocessor and the conversion time of AD converters. The frequency response of the system loop gain also indicates that the inverter output current oscillates at one sixth of the sampling frequency. Through the analysis presented, it is shown that the predictive current observer based controller compensates this time delay, while remaining an accurate current controller for solar inverters. Computer simulations are performed, and a I kW solar inverter prototype is constructed to verify the analytical results.
Introduction
Deadbeat current control [I] is widely used in PWM DC-AC voltage source inverters or AC-DC converters for its fast response and high accuracy. Based on regular sampling of load variables, the controlled current is forced to keep up with the reference at the end of each sampling period. For example, in motor drive applications [2] , the inverter output current is regulated by adjusting the widths of its pulsed output voltage. The steps to determine the varying pulse widths include sampling the output current and rotor angular velocity, estimating rotor flux, generating reference current and finally making calculations with motor parameters. All should be done at the beginning of each sampling period. Another example is the shunt-type active power filter [3] . The circuit output is connected to the mains. Although the mains voltage is assumed to be ideally sinusoidal without any need of estimation, the current injection profile or the reference current has to be predicted by some rather complicated algorithm because it is of rich harmonics even in the steady state. Then the output current can be controlled in a deadbeat way. A PWM AC-DC converter [4] would be the simplest case. The sinusoidal reference current and the output DC load do not change rapidly. The input current is controlled by applying the basic deadbeat control technique to achieve unity input power factor operation.
Nevertheless, the deadbeat control technique always suffers from a common delay problem in discrete systems. Nonzero computational time of the microprocessor and conversion time of AID converters cause a significant time delay to control signal generation. Research work [5-71 has shown that this time delay degrades system stability to some extent. The problem is severe, especially when low- speed chips are used. Unfortunately, conventiondl control methods are difficult to modify for compensation. For example, if one attempts to design the feedback controller on the Laplace plane, the time delay exhibits itself in an exponential form, which in tum forms a nonrational plant transfer function, difficult for compensation. On the other hand, if the whole system is modelled on the z-plane, the frequency response method [8] can be applied by using bilinear transformation, but the validity of this kind of method is limited below a quarter of the sampling frequency. Many efforts have been made to alleviate this problem. A modified version of frequency response method has been proposed [9] based on minimising a weighted mean-square error between the frequency response of a discrete system and that of a continuous one. However, complex computer-aided design is required. To make compensation directly on the z-plane, another method [ 101 was invented for prediction at the output of the controller. The restriction is that the control signal must be approximated by a piecewise low-degree polynomial. Some methods have also been proposed for the PWM voltage source inverter and for converter applications. The local average value (LAV) current control method [3] solves the problem in a different way. By making samples at half of each sampling period to control the LAV of current, the time dekdy is avoided. Despite the computational time being extended to about one-half of the sampling period, it is not easy to be sure of the exact sampling instants. Other methods include reducing controller gain [5] , using a binomial current controller [I 11, and adopting a predictive current observer based control algorithm [12] . However, the improvement of stability margins is not clear in applications to solar inverters.
In this paper, the stability problem of a delayed deadbeat current controller for solar inverters is first analysed, both on the z-plane and in the frequency domain. Different compensation methods are also investigated in the same way for comparison and to give a comprehensive understmding of their effects on system stability. Through the analysis, it can be shown that the predictive current observer based controller recovers the phase margin of the system delayed by one-sampling-period to that of the nondelayed one, while remaining an accurate current controller. Computer simulations are performed and a 1 kW solar inverter, using an Intel 80196MC microprocessor as the main controller, is implemented to verify the analytical results. modes. In the voltage mode, it functions as an ideal voltage source, maintaining a sinusoidal voltage waveform of fixed magnitude and frequency, like an UPS. In current mode, it is connected to the mains. The objective is to generate as much power as possible, so the inverter output current is controlled to operate solar panels at their maximum power point. This is the so-called maximum power point tracking (MPPT) operation. Also, to avoid harmonics pollution, the current reference is defined as a sinusoidal one of unity power factor. This is somewhat like a PWM AC-DC converter except for the opposite power directions. The analysis in this paper will be focused on the current mode operation. Referring to Fig. 1 , assume that the capacitor current at the invertcr output terminals is ncgligible (e.g. the current of a 3pF capacitor connected to the llOV, 60Hz mains is 0.12A, which is only 1.3% of 9.09A for 1kW output power). Thus, it is possible to adjust the inverter output current by controlling the inductor current. The deadbeat current control scheme is developed as follows. First, the inductor equation is discretised as
the inductor current measured at the lzth sampling instant,
the total inductance of L S filter, (2) its local average value (LAV) during the /cth sampling period can be estimated as
Once 
(4) where i, [k+l] is the value of the reference current at the (k+ 1)th sampling instant, and
The pulse width of inverter output voltage is easily determined by where V, is the DC bus voltage.
Substituting eqn. 4 into eqn. 1, it is seen that the inductor current is forced to keep up with its sinusoidal reference at the end of each sampling period, except for the difference caused by possible estimation error of the mains voltage and the voltage drop due to the inductor effective series resistance:
T,
determines the steady-state performance of a deadbeat controller. To reduce it, some modifications could be made to the control algorithm. For example, thc mains voltage estimation formula in cqn. 3 can be replaced by h e a r extrapolation. This should improve the estimation results in the case where the mains voltage deviates too much from the true sine wave. The effective series resistance of the fdter inductors should be made as small as possible. On the other hand, the error term provides an evaluation of system performance. One could calculate the niaximum possible A L J~] during the design phase. Then, choose an appropriate sampling time T, and the filter inductance L to accoinmodate to system requirements. Ideal voltage and current waveforms are illustrated in Fig. 2 .
The current error term (T,IL)
i,[ktl] t
Effect of a delay of one sampling period
To smooth the inductor current waveform, the sampling frequencyfi is usually chosen as high as possible. Unfortunately, a high sampling frcquency implies a severe time delay in the controller. Refer to the control block diagram in Fig. 3 . The switches and the zero-order-hold (ZOH) represent the sample-and-hold operations. A time delay always exists from sampling the inductor current to the control signal u[k] generation. It is mainly composed of the coinputational time required for the microprocessor and the data conversion time of A/D converters. As sampling frequency beconies high, the delay time may extend to one full sampling period. In practice, the sampling period is usually chosen to be just long enough to complete data sampling and control signal calculations to achieve fast response current control. The time delay induces not only inaccurate results but also an unstable system. For simplicity, a delay of one sampling period is assumed for analysing the problem. To analyse the dclay effect on z-plane, first redraw the discrete equivalent of the mked control block diagram in Fig. 4 . The delay of one sampling period is modelled by the zd block, and the ZOH cquivaleiice [8] of the inductor transfer function is given by
where L is the Laplace transfonnation operator. block in Fig. 4 ) is easily calculated:
Thc polc of the system without delay (i.e. without the z '
which is reduced to However, when the delay of one sampling period is introduced, the system is found to have two problems. First, the estimation of the mains voltage is delayed. This can be casily corrected by supposing thal the mains is a sinusoidal voltage source and predicted precisely by applying eqn. 3. On the other hand, the delayed control signal is difficult to compensate for. To find the poles of thc system with the z-l block, the system characteristic equation is written as Solve it for the poles:
Compared to the nondelayed system in Fig. 5 , the poles are moved from origin to locations on the unit circle on the z-plane, which exhibits a pure oscillating discrete system. To further see how stability margins are affected, their frequency responses are also obtained by substituting z = d2@T7 inlo system loop gains with and without delay. Referring to Fig. 6 , it is found that, at one sixth of the sampling frequency J;,, the phase response of the system with a delay of one sampling period crosses over the -180" line. The interpretation is that the ZOH introduces a time delay of T42 on average and the sampling period contributes an additional tiinc dclay of T,. The total 3TJ2 delay timc adds Yo" phase shift to the original 90"-lagged phase response of the inductor transfer fhction exactly at frequencyJ;/6. The phase margin is thus reduced from 60" of the nondelayed system to zero. 
I Reducing controller gain
The design of a three-phase PWM AC-DC converter presented in [5] implies reducing controller gain to obtain a stable current control. For example, if the controller function D(z) in Fig. 4 is reduced by one half to be L/(2TY), the system characteristic equation (eqn. 12) changes to 
If the coefficients of the controller equation (eqn. 14) are assigned by with system poles at -7 = 1/(N + 1). The result implies that one can place all the poles as close to the origin on z-plane as possible by incrcasing N . The first-order binonlial current controller is an example of the reducing gain method. Neverthelcss, a large value of N is required to achieve better stability margins. It mean$ more calculations and longcr computational time. A long sampling period or a low sampling frequency results. The pole locations on the z-plane and the frequency response of system loop gain with N = 2 are plotted in Fig. 5 and Fig. 6 , respectively, for comparison. However, it also has similar drawbacks as the reducing gain method. A more severe phase lag of 8.5" is introduced between ir, an i, at frequencyJ;/100.
Predictive current observer based controller
The predictive observer is originally used in vector control of induction motors to predict rotor flux [12] . The stator current is also predicted to avoid the computational delay in a digital controller. The observer gain can be adjusted to place system poles to be specified conjugate complex pairs in order to achieve stable control. For solar inverter applications, the gain is chosen to be unity, and the inductor current in eqn. [k] in eqn. 4 has also to be estimated one sampling pcriod ahead, it is calculated precisely by eqn. 3 as long as thc mains is a sinusoidal voltage source. The inductor eqn. 1 is then simplified as
Apply the z-transformation to eqn. 19 and reduce it to a nonrecursive form:
(21) Apply the z-transformation to eqn. 20 again:
and substitute eqn. 21 into eqn. 22, the closed-loop equation is obtained: If the error term on the right-hand side of eqn. 23 is neglected, a simple but precise deadbeat control results and is exactly the Same as the nondelayed one. To illustrate the system stability in a similar way, the control block diagram is drawn in Fig. 7 . The system characteristic equation is found to be
with a double pole at z = 0. System poles are moved back to the origin on the z-plane. The frequency response of system loop gain is Fig. 6e shows that the phase margin is recovered to 60".
Sensitivity
It seems that the predictive current observer based deadbeat control has the sanie performance as the nondelayed The result is shown in Fig. 8 . It is found that, at low frequencics, the current error of the predictive control is twicc as large as that o f the nondelayed one with the same mains voltage estimation error. Secondly, one of the shortcomings of the deadbeat control is that it is parameter-dependent. The predictive transfer function becomes
It is the same as T,(z), so the sensitivity of the predictive current observer based deadbeat con troller remains unchanged.
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The deadbeat current control schemes with a delay of one sampling period and with the predictive current obscrver based controller are both simulated on MATLAB. The sampling frequency is chosen to be 100 times the mains frequency. Referring to Fig. 9 , it is observed that the time delay causes high-frequency oscillation on the sinusoidal current waveform. By applying FFT to it, the oscillation frequency is found to be at one sixth of the sampling frequency, consistent with the previous discussions. The phenomenon is greatly reduced by using the predictive current observcr based controller.
To further verify thc analysis, a 1 kW solar inverter with the power circuit shown in Fig. 1 is implemented. System paramcters are listed in Tdbble 1. A 16-bit microprocessor 80196MC with an on-chip A D converter is adopted as the main controller. The sampling frequency is chosen as 6kHz and is synchronised with the 60Hz line frequency. The 167p sampling period is estimated so that it is just long enough for executing the control program once. The complete program includes the current control opcraLion, the maximum power point tracking (MPPT) of solar panels, multiplexing A D conversions, system I/O and monitoring, etc. Besides, the switching frcqucncy is chosen as 18 kHz and is also synchronised with sampling frequency to further reduce the current ripple. Fig. 10 gives the experimental rcsults corresponding to the computer simulations.
The THD values of voltage and current waveforms are provided by a Voltcch PM3000A power analyser. Sampling frequency 6kHz
Switching frequency 18kHz
One thing to be indicated is that the current rcferencc is defined as a 60Hz purely sinusoidal wave in the program. It is synchronised by detecting the zero-crossing of the mains voltage. In practice, the mains voltage wavefomi is usually distorted with its frequency drifting all the time. So, it is neccssary to resynchronise the reference sine wave by detecting the zero-crossing of thc mains voltage about every 16.7ms. Because of the drifting mains frequency, a true unity power factor cannot be guaranteed in this way. The distorted mains voltage waveform also induces a phase shift bctween its fundamental component and the reference current. However, the method is easy to implement and provides the capability of monitoring the mains frequency. Other methods may be used for improvement. For example, samples of the mains voltage can be defined as the reference current after scaling. This will be a topic for further studies.
Conclusions
Time delay always exists in a digital controlled system due to the nonzero computational time of thc microproccssor and convcrsion time of AID converters. When a low-speed microprocessor is used, the delay time may extend to a full sampling period, which results in not only inaccuracy but also unstable current control. For solar inverter applications, the analysis based on z-transformation and frequency responses of system loop gain reveals that system poles are moved outward to locations on the unit circle on z-plane and an oscillation occurs at one sixth of the sampling frequency because of the delay of one sampling period. Some methods have been proposed to solve this problem. It is found that thc prcdictive current observer based controller compensates the time delay by recovering system stability margin to that of a nondelayed system while retaining accurate current control as in a nondelayed system. The only difference is that the current error increases at low frequencies. Computer simulations are 2x5 performed, and a 1 kw solar inverter using a 80196MC experiments. Both exhibit the same results as in the theoret-
